Search Graph CLI Topics Blogs Events Posts Papers Patents Feed Talks Photos Add your work My graph

Loading devreal.ai…

Community index online

Built for the people who make technology make sense.

© 2026 devreal.ai

New on DevRealMojo 1.0 and open source: our ModCon 2026 videosRead and watch ↗

New on FunctionalTVVideos from DataFusion meetup at LangChain are upWatch the videos ↗

Upcoming eventApache Spark NYC Meetup · Aug 26Read announcement ↗

The First Spark1st Spark meetup in the worldRelive the miracle of discovering Spark! ↗

New on FunctionalTVRust AI Begins recordings are liveWatch all 12 ↗

Recently verified

@jesusvilelaJesús Vilela JatoClaimed profile ↗@jameswardJames WardClaimed profile ↗@schwentkerRobert SchwentkerClaimed profile ↗@etorreborreEric TorreborreClaimed profile ↗@mileschintwTsungWei ChinClaimed profile ↗@newfrontScott HainesClaimed profile ↗@devtyTyler SingletaryClaimed profile ↗@nyghtowlMelanie WarrickClaimed profile ↗@alexyAlexy KhrabrovClaimed profile ↗

Toggle equivalence preserving logic synthesis — devreal.ai

← Back to patents

patent · community record

Toggle equivalence preserving logic synthesis

A connected record in the developer community graph.

View patent ↗Add or suggest a connection ↗

01

Connections

1 relationship

inventor_of · incomingKanu Gulatiperson ↗

02

Provenance

Type: patent
Status: Imported / unclaimed
source: bythebay
assignee: Cadence Design Systems, Inc.
grant_date: 2009-10-06
filing_date: 2006-09-25
patent_number: US7600211B1