A semi-hierarchical reprogrammable FPGA architecture
A semi-hierarchical FPGA having a top level, a middle level and a low level. The top level having a plurality of first tiles, each of the plurality of first tiles having a freeway routing channel, and a plurality of first switch matrices disposed at each corner of each of the first tiles.